## RECEIVED CENTRAL FAX CENTER

SEP 0 2 2005

Customer No.: 31561 Application No.: 10/707,874

Docket No.: 9945-US-PA-1.

17. (currently amended) A method of fabricating a multi-bit flash memory, comprising:

providing a substrate;

forming a tunneling oxide layer on the substrate;

forming a germanium polycide layer on the tunneling oxide layer;

forming a patterned photoreist layer on the germanium polycide layer, the patterned photoresist layer exposing a part of the germanium polycide layer predetermined for forming an isolation region;

performing an ion implantation step to implant dopant into the exposed germanium polycide layer;

performing an annealing process to react the dopant with silicon of the germanium polycide layer to form the an isolation region that partitions the germanium polycide into a plurality of more than two conductive blocks arranged in an array, the array having a plurality of rows extending from a region predetermined for forming a bit line to a region predetermined for forming another bit line and a plurality of columns each having said n (n is a positive integer) conductive blocks;

forming a gate dielectric layer on the germanium polycide layer;

patterning the gate dielectric layer and the germanium polycide layer to form a floating gate;

forming the bit lines in the substrate at two sides of the floating gate;

forming a control gate on the floating gate; and

performing a step of threshold voltage adjustment to result in different threshold

Customer No.: 31561 Application No.: 10/707,874 Docket No.: 9945-US-PA-1

voltages of the channel regions under the conductive blocks of different rows.

- 18. (original) The method according to Claim 17, wherein the step of ion implantation further comprises implanting oxygen ions into the exposed germanium polycide layer.
- 19. (original) The method according to Claim 17, wherein the step of ion implantation further comprises implanting nitrogen ions into the exposed germanium polycide layer.
- 20. (original) The method according to Claim 17, further comprising forming a field oxide and a spacer on a sidewall of the floating gate after the step of forming the bit lines and before the step of forming the control gate.

Customer No.: 31561 Application No.: 10/707,874 Docket No.: 9945-US-PA-1

## **CONCLUSION**

Pursuant to Examiner's instruction, a complete listing of all the claims is now presented. If the Examiner believes that a conference would be of value in expediting the prosecution of this application, he is cordially invited to telephone the undersigned counsel to arrange for such a conference.

Date

Deptember 2, 2005

Belinda Lee

Registration No.: 46,863

Respectfully submitted,

Jianq Chyun Intellectual Property Office 7<sup>th</sup> Floor-1, No. 100 Roosevelt Road, Section 2 Taipei, 100 Taiwan

Tel: 011-886-2-2369-2800 Fax: 011-886-2-2369-7233

Email: belinda@jcipgroup.com.tw;usa@jcipgroup.com.tw